RISC-V Microprocessor System-On-Chip Design (ISBN: 9780323994989)

RISC-V Microprocessor System-On-Chip Design (ISBN: 9780323994989)

RISC-V Microprocessor System-On-Chip Design (ISBN: 9780323994989)

от 134,64 € 2 оферти
Упътване до адрес:
Предложен маршрут:  

Офертите за продукта

 

RISC-V Microprocessor System-On-Chip Design | David Harris, James Stine, Sarah Harris

134,64 €
Доставка: над 2 седмици
към магазина »
 

RISC-V Microprocessor System-On-Chip Design

138,80 €
Доставка: над 2 седмици
към магазина »
Описание
Автор David Harris, James Stine, Sarah Harris

Виждате грешка в описанието или таблицата? Сигнализирайте ни!

RISC-V Microprocessor System-On-Chip Design is intended for a graduate or undergraduate course in microprocessor design. The reader will learn to design and optimize microprocessors and use them in a system-on-chip, applying contemporary design and verification tools. Much of the book describes detailed designs and tradeoffs for the functional blocks in and around a processor. RISC-V Microprocessor System-On-Chip Design is written to be accessible to an advanced undergraduate audience with limited background and will explain concepts from operating systems, VLSI, and memory systems as necessary. High school mathematics is sufficient preparation for most of the book, although the floating point and division chapters will be primarily of interest to those with a curiosity about computer arithmetic. Like Harris and Harris’s Digital Design and Computer Architecture textbooks, this book will appeal to students with easy-to-read and complete explanations, sidebars, and occasional humor and cartoons. The book comes with an open-source implementation and will include end-of-chapter problems to extend the RISC-V processor in various ways. Ancilliary materials include a GitHub repository with complete open-source SystemVerilog code, validation code in C and assembly language, and code for benchmarking and booting Linux. The first book covering detailed design of all components of a nontrivial microprocessorProvides detailed explanation of implementation of RISC-V microprocessorsUses open-source SystemVerilog code and test cases for the entire processor, including single-issue and superscalar cores, multicore, all extensions (including multiplication/division, floating point, and atomic memory operations), and common peripheralsEnables users to build scripts to implement the processor on the open-source Skywater process
Мнения
Задайте въпрос

Данните и цените за продуктите предлагани от нашите партньори служат за напътствие и обща информация. Моля, преди покупка проверете дали съответстват на публикуваните данни от сайта на магазина или производителя. За евентуалните неточности и грешки не носим отговорност.